LVS expert! Issue with LVS-ing Standard Cells
CADForums.net Forum Index CADForums.net
Discussion of AutoCAD and other CAD software.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web cadforums.net
LVS expert! Issue with LVS-ing Standard Cells

 
Post new topic   Reply to topic    CADForums.net Forum Index -> Cadence
Author Message
Szekit
Guest





Posted: Fri Nov 05, 2004 11:25 pm    Post subject: LVS expert! Issue with LVS-ing Standard Cells Reply with quote

When I CDL in a standard cell, Cadence messed up the drain and source
connections of the transistor as the following:

..SUBCKT NAND2 A B Y
MM6 VDD! B Y VDD! P W=3u L=180.0n M=1
MM7 VDD! A Y VDD! P W=3u L=180.0n M=1
.....
.....
..ENDS

Instead of "Y B VDD! VDD!" for the P-channel devices, it swapped the
the drain and source connection to "VDD! B Y VDD!".

For simulation, it seems okay because it's a switch to VDD. However,
does it pose any problem for LVS??

Thanks!!

Back to top
Diva Physical Verificatio
Guest





Posted: Sat Nov 06, 2004 12:56 am    Post subject: Re: LVS expert! Issue with LVS-ing Standard Cells Reply with quote

What you describe is much like what happens during device extraction
from layout. There is no way to orient the source and drain along the
current flow, so the connections are assigned arbitrarily. LVS
understands the S/D permutability of a MOS device and handles it without
any trouble.

The only case where I have seen problems is when a user wanted to
consider the parasitic characteristics of the S/D regions as
differentiators. It is not possible to know if LVS has done a S/D swap,
so you cannot check the parasitic values are correct. I've only seen
this in memory cores, which are so rigid in their design there is little
point to be checking them.

On 5 Nov 2004 10:25:56 -0800, szekit@gmail.com (Szekit) wrote:

Quote:
When I CDL in a standard cell, Cadence messed up the drain and source
connections of the transistor as the following:

.SUBCKT NAND2 A B Y
MM6 VDD! B Y VDD! P W=3u L=180.0n M=1
MM7 VDD! A Y VDD! P W=3u L=180.0n M=1
....
....
.ENDS

Instead of "Y B VDD! VDD!" for the P-channel devices, it swapped the
the drain and source connection to "VDD! B Y VDD!".

For simulation, it seems okay because it's a switch to VDD. However,
does it pose any problem for LVS??

Thanks!!
Back to top
fogh
Guest





Posted: Mon Nov 08, 2004 9:59 pm    Post subject: Re: LVS expert! Issue with LVS-ing Standard Cells Reply with quote

most likely your pmoses have a completely simetric layour for source and
drain, so that the distinction is electrical, but not physical.
Only in some special devices, with drain enhanced FET (for reduced hot carrier
effects) or gradual doped channels (for maximum speed) do you have a physical
difference between S and D.

Szekit wrote:
Quote:
When I CDL in a standard cell, Cadence messed up the drain and source
connections of the transistor as the following:

.SUBCKT NAND2 A B Y
MM6 VDD! B Y VDD! P W=3u L=180.0n M=1
MM7 VDD! A Y VDD! P W=3u L=180.0n M=1
....
....
.ENDS

Instead of "Y B VDD! VDD!" for the P-channel devices, it swapped the
the drain and source connection to "VDD! B Y VDD!".

For simulation, it seems okay because it's a switch to VDD. However,
does it pose any problem for LVS??

Thanks!!


Back to top
Szekit
Guest





Posted: Wed Nov 10, 2004 2:13 am    Post subject: Re: LVS expert! Issue with LVS-ing Standard Cells Reply with quote

Thank you all! Good information.

fogh <cad_support@skipthisandunderscores.catena.nl> wrote in message news:<418fa5e0$0$73739$e4fe514c@dreader8.news.xs4all.nl>...
Quote:
most likely your pmoses have a completely simetric layour for source and
drain, so that the distinction is electrical, but not physical.
Only in some special devices, with drain enhanced FET (for reduced hot carrier
effects) or gradual doped channels (for maximum speed) do you have a physical
difference between S and D.

Szekit wrote:
When I CDL in a standard cell, Cadence messed up the drain and source
connections of the transistor as the following:

.SUBCKT NAND2 A B Y
MM6 VDD! B Y VDD! P W=3u L=180.0n M=1
MM7 VDD! A Y VDD! P W=3u L=180.0n M=1
....
....
.ENDS

Instead of "Y B VDD! VDD!" for the P-channel devices, it swapped the
the drain and source connection to "VDD! B Y VDD!".

For simulation, it seems okay because it's a switch to VDD. However,
does it pose any problem for LVS??

Thanks!!
Back to top
 
Post new topic   Reply to topic    CADForums.net Forum Index -> Cadence All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




Windows Server DSP VoIP Electronics New Topics
Powered by phpBB