synthesis error with DC
CADForums.net Forum Index CADForums.net
Discussion of AutoCAD and other CAD software.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web cadforums.net
synthesis error with DC

 
Post new topic   Reply to topic    CADForums.net Forum Index -> Cadence
Author Message
rajan
Guest





Posted: Mon Aug 30, 2004 9:24 pm    Post subject: synthesis error with DC Reply with quote

Hi,

I am trying to synthesize a design with synopsys. But, keep on getting this
error. Would anyone please make this erro message clear to me.



Warning: Design 'design_core' has '1' unresolved references. For more
detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Allocating blocks in 'design_core'

Error: The selector S_18 is shorted to the selector S_2.
Resource sharing does not support operations that are
shorted together. (SR-8)
Error: Cannot load design 'design_core'. (DDB-76)
0

Back to top
Mike Treseler
Guest





Posted: Tue Aug 31, 2004 10:07 pm    Post subject: Re: synthesis error with DC Reply with quote

"rajan" wrote:
Quote:

Warning: Design 'design_core' has '1' unresolved references.

Consider simulation before synthesis
to correct logical errors.

-- Mike Treseler
Back to top
Metin Yerlikaya
Guest





Posted: Thu Sep 02, 2004 1:41 am    Post subject: Re: synthesis error with DC Reply with quote

hi,
seems like a net has more than one driver. You can see schematic in
GTECH level(Design Analyzer),
and try to find the s_18 and s_2 blocks and may be you find which net
you are
trying to drive double.

Metin

"rajan" <rajan100000@hotmail.com> wrote in message news:<cgvkbn$468$1@reader10.wxs.nl>...
Quote:
Hi,

I am trying to synthesize a design with synopsys. But, keep on getting this
error. Would anyone please make this erro message clear to me.



Warning: Design 'design_core' has '1' unresolved references. For more
detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Allocating blocks in 'design_core'

Error: The selector S_18 is shorted to the selector S_2.
Resource sharing does not support operations that are
shorted together. (SR-8)
Error: Cannot load design 'design_core'. (DDB-76)
0


Back to top
 
Post new topic   Reply to topic    CADForums.net Forum Index -> Cadence All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




Windows Server DSP VoIP Electronics New Topics
Powered by phpBB