CADForums.net

sambhav · Joined: 13 Apr 2010 Posts: 1

Hi,

I have designed a schematic using nmos4 and pmos4 cells from the NCSU_analog_Parts library. I am using AMI06 technology. I want to know how to generate layout directly from the schematic that i have designed?

I am using Virtuoso IC 6.1

From the Schematic editor window, I open: Launch > Layout GXL.
Then from the Layoout editor i click:
Connectivity > Generate > All from source..

But this generates only the i/p output pins in the layout editor. No other layouts are created.
While i get the following messages in the Main Virtuoso window:

*WARNING* (LX-2200): Cannot chain devices because they are not assigned to a component type. Use Edit - Component Types to assign the devices to component types.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'N0' because there is no layout master defined.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'N1' because there is no layout master defined.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'N2' because there is no layout master defined.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'N3' because there is no layout master defined.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'P0' because there is no layout master defined.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'P1' because there is no layout master defined.
*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'P2' because there is no layout master defined.
*WARNING* (LX-2006): There were errors or warnings during layout generation.
INFO (LX-1030): Run Connectivity - Check - Against Source for more details.
INFO (LCE-1009): The cell verifier found no violations.

Please let me know how to go about this issue.

Thanks,
Sambhav.

	CADForums.net Forum Index -> Cadence	All times are GMT
Page 1 of 1